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Abstract: In the recently deregulated electricity market, distributed generation based on renewable
sources is becoming more and more relevant. In this area, two main distributed scenarios are focusing
the attention of recent research: grid-connected mode, where the generation sources are connected
to a grid mainly supplied by big power plants, and islanded mode, where the distributed sources,
energy storage devices, and loads compose an autonomous entity that in its general form can be
named a microgrid. To conduct a successful research in these two scenarios, it is essential to have a
flexible experimental setup. This work deals with the description of a real laboratory setup composed
of four nodes that can emulate both scenarios of a distributed generation network. A comprehensive
description of the hardware and software setup will be done, focusing especially in the dual-core
DSP used for control purposes, which is next to the industry standards and able to emulate real
complexities. A complete experimental section will show the main features of the system.
Keywords: distributed generation; power inverter; microgrid; voltage sag; reactive current injection;
laboratory setup
1. Introduction
In the deregulated electricity market a huge quantity of small renewable power sources, mainly
photovoltaic and wind systems, but also conventional cogeneration, microturbines and advanced
storage systems such as fuel cells, are being connected to the main grid [1]. The conventional
architecture of an inverter-based distributed generation network is shown in Figure 1. As it can
be seen, loads are also distributed and can be purely power consumers or consumers/generators
(i.e., a private residence/facility with photovoltaic panels that presents a positive net consumption
during certain periods of the day and negative consumption during other periods). In addition,
the loads can present some degree of intelligence used to adapt its power demand depending on local
measures or remote commands. In this sense, a challenging and attractive load form is the plug-in
electric vehicle charged from residential distribution feeders, which can be used also to store energy
and other ancillary purposes [2,3]. Thanks to the advances in power electronics, high performance
power converters are commonly used as interface between the generation sources and the grid. Thus,
the set formed by a power source and its power converter can be called distributed generation source
(DGS), and it can be connected or disconnected to the whole network. These converters are locally
governed in order to manage the power sources generation to its optimum and to fulfill the increasingly
stringent rules of the applicable grid codes and standards [4–6]. In addition, they must be managed
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by a dedicated central controller or by a distributed control system to optimize the overall power
generation. Thus, a communication channel, dedicated or public, will be normally present.
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Figure 1. Distributed generation network connected to the main grid through a power switch. 
The distributed network is connected to/disconnected from the main grid through a main 
power switch [7]. In the first (connected) case the power flow can be from or to the grid depending 
on the power generation/consumption on the distributed network. This is the simplest scenario 
because the main grid is considered ideal and infinite in terms of power generation/consumption. In 
this case the grid is responsible for regulating the voltage, following power quality standards [4]. 
The main grid management system will decide the amount of power that needs to be generated and 
where it must be generated. The communication channel between the management system and the 
network nodes provides the control commands to the nodes and receives the local generation data 
from the nodes. When the power sources can adjust its power output to a desired value 
(dispatchable sources, e.g., a gas microturbine) they will generate the amount of active/reactive 
power decided by the central controller taking into account different weight factors such as power 
costs, system efficiency, pricing schedules, etc. Related to renewable sources like windmills and 
photovoltaic panels (i.e., non-dispatchable sources) the central controller can only adjust its active 
and reactive power generation set-point up to a certain limit. Normally, in the grid connected mode 
the nodes act as voltage followers (voltage fixed by the main grid), thus working as controlled 
current sources or network-feeding converters [8]. For a correct operation of the network-feeding 
sources it is required that the grid presents a well-regulated voltage. In this way, when the grid 
voltage suffers disturbances, the DGS must be controlled accordingly [4]. The highly distributed 
nature of the DGS must be seen as an opportunity to collaboratively alleviate power quality 
disturbances. Thus, grid codes and standards propose different protocols for DGS during 
disturbances, mainly related to low-voltage ride-through (LVRT) and reactive current injection (RCI) 
[5,6]. In grid codes, the stringent requirements on LVRT and RCI during voltage sags [9] are a 
promising and profitable research field that must be taken into account [10–14]. 
On the other case, when the distributed network is isolated, and depending on the number of 
generation and consumption nodes, this scenario can be generally named a microgrid (μG) [15–17]. 
Due to the absence of external energy interchanges, in an isolated system the net power must be 
zero, i.e., power generation must be the as consumption. Thus, an efficient μG power control and 
power-quality control (centralized or distributed) must be present to manage and equalize the 
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The distributed network is connected to/disconnected from the main grid through a main power
switch [7]. In the first (connected) case the power flow can be from or to the grid depending on the
power generation/consumption on the distributed network. This is the simplest scenario because the
main grid is considered ideal and infinite in terms of power generation/consumption. In this case
the grid is responsible for regulating the voltage, following power quality standards [4]. The main
grid management system will decide the amount of power that needs to be generated and where it
must be generated. The communication channel between the management system and the network
nodes provides the control commands to the nodes and receives the local generation data from
the nodes. When the power sources can adjust its power output to a desired value (dispatchable
sources, e.g., a gas microturbine) they will generate the amount of active/reactive power decided
by the central controller taking into account differ nt weight factors such as power costs, ystem
efficiency, pricing schedules, etc. Rel ted to renewable sources like windmills and photovoltaic pan ls
(i.e., non-dispatchable sou ces) the central controller can only adjust its active and reactive p wer
generati n et-point up to a certain limit. Normally, in the grid connected mode the nodes act as
voltage foll wers (voltage fixed by the main grid), thus w rking as controlled current sources or
network-feeding converters [8]. For a correct operation of the network-feeding sources it is required
that the grid presents a well-regulated voltage. In this way, when the grid voltage suffers disturbances,
the DGS must be controlled accordingly [4]. The highly distributed nature of the DGS must be seen as
an opportunity to collaboratively alleviate power quality disturbances. Thus, grid codes and standards
propose different protocols for DGS during disturbances, mainly related to low-voltage ride-through
(LVRT) and reactive current injection (RCI) [5,6]. In grid codes, the stringent requirements on LVRT
and RCI during voltage sags [9] are a promising and profitable research field that must be taken into
account [10–14].
On the other case, when the distributed network is isolated, and depending on the number of
generation and consumption nodes, this scenario can be generally named a microgrid (µG) [15–17].
Due to the absence of external energy interchanges, in an isolated system the net power must be
zero, i.e., power generation must be the as consumption. Thus, an efficient µG power control
and power-quality control (centralized or distributed) must be present to manage and equalize the
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distributed generation and, no less importantly, to ensure meeting quality standards. In this way,
at least one DG must act as voltage source with the aim of maintain the voltage and power quality
as the main grid does in a grid connected network. Thanks to its power-generation controllable
nature, the dispatchable DGS can be programmed to work as voltage sources, or network-forming
converters [8]. Of course, the non-dispatchable sources can be also present in this configuration but
working as network-feeding nodes, which are seen as negative loads (providing power instead of
consuming it). The remaining power required by the network loads must be provided cooperatively
by the dispatchable sources. The droop method is one of the most promising control schemes for
connecting multiple voltage sources that share the load and maintain the voltage quality of an islanded
µG [18,19]. This control is based in three hierarchical levels: local primary control to ensure load sharing
between inverters through the deviation of the voltage amplitude and frequency; communication
based secondary control to restore the voltage and frequency to nominal values; and agent based
tertiary controller for overall energy optimization issues. The two main drawbacks of the droop
method are, first, the reduction of the power quality due to the voltage amplitude and frequency
deviation, and second, the requirement of a communication channel to restore the perturbed power
quality. An interesting recent work based on the well-known consensus technique proposes the µG
control without using droop method [20]. Secondary control has also been a hot research issue in
recent years, focused mainly on avoiding the use of the common one-to-all communication centralized
controller [21–26]. In this way different works deal with avoiding the use of communications between
nodes [24–26]. All these works try to guarantee perfect power quality restoration, while providing
robustness, reliability and redundancy to the power network. These ambitious objectives will surely
attract great attention in future research.
In a highly competitive research world, the above mentioned scenarios require a flexible
experimental setup in order to obtain the experimental results that validate the theoretical proposals.
Different works describe examples of experimental setups that can be used in these research
fields [27–32]. Each of these laboratory setups presents its own particularities, but the main
common objective in all of them is to dispose of sufficient nodes to emulate a distributed generation
network. Although these works describe different approaches for the control implementation, recent
development of powerful digital controllers points to the use of almost industrial-standard devices able
to emulate real complexities [33]. Following these guidelines a power network laboratory (PNL) has
been established in the Department of Electronic Engineering in the Technical University of Catalonia
at Vilanova i la Geltrú, Barcelona, Spain.
The paper is organized as follows: Section 2 in this work describes comprehensively how
PNL is implemented. Section 3 describes in detail one state-of-the-art control for each scenario:
a grid-connected system based on network-feeding nodes, and an isolated microgrid system based
on network-forming nodes. Section 4 regards the communication issues inside the laboratory
setup. Section 5 deals with the distributed digital controllers debugging and launching environment.
Section 6 provides selected experimental results using the previously described controls, illustrating
the laboratory setup characteristics. Section 7 provides some concluding remarks.
2. Experimental Network Implementation
A distributed generation three-phase network composed of four generation nodes (#1 to #4 in
Figure 2) and a Pacific Power AC source [34] that emulates the grid is implemented in the laboratory
setup; see photograph shown in Figure 3 and also Table 1 for detailed information about the hardware
equipment. The four nodes are feed by a common Amrel DC source [35]. Three-phase inductances
in series with power resistors (Z12, Z23, Z34 and Zg) emulate the wires that connect different nodes
geographically dispersed and the grid. Each node can feed its own local load RLocal i and collaboratively
a common load RCommon located near the AC source. The resistive loads are implemented using
low-cost single-phase heaters connected in wye configuration with a floating neutral node. The basic
control functionalities of each node are implemented in dedicated digital signal processors (DSP).
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An Ethernet link between nodes provides a communication channel which is used to implement higher
level controllers in the DSPs. These controllers can be implemented distributedly between nodes or
centralized in one of them, which can be viewed as a central controller. A computer is also linked to
the Ethernet network in order to supervise and visualize the system behavior in real time. The same
computer is used to program and debug the control algorithms that will run in the DSPs. Table 2
summarizes the main component and parameter values. Each node consists of a power inverter fed
by the DC source which can be programmed to maintain an ideal constant voltage at its output or to
emulate a photovoltaic panel (i.e., voltage drooping as the supplied current grows). The inverter is
composed by three main building blocks: the power stack; a damped LCL filter formed by a discrete
power inductor and capacitor and the parasitic elements of an isolation transformer (see Figure 2); and
the control platform. The next subsections will describe the main parts of the nodes.
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Table 1. Hardware equipment.
Component Model Ratings
AC source Pacific Power, 360AMX(T)-UPC32 Input: 208/240 Vac, 50–60 Hz, 3 phaseOutput: 0–341 Vac l–n, 16 A, 3 phase
DC source Amrel, SPS800-19 Input: 208/240 Vac, 50–60 Hz, 3 phaseOutput: 0–800 Vdc, 19 A
IGBT bridge Guasch, MTL-CBI0060F12IXHF Vdc_max = 750 V, Imax_per_phase = 30 Arms,fswitch = 10 kHz
Isolation transformer Eremu, 21-10309WW Dyn11, 3 × 400/3 × 400 Vac, 5 kVAr
DSP controller Texas Instruments, Concerto F28M36P63C
Current sensors Talema, AC1025 0–25 Adc/ac
Voltage sensors Lem, LV25-P 0–400 Vdc/ac
Table 2. Electric parameters.
Parameter Name Acronym Value Units
Grid voltage (line to neutral, l–n) Vg 110 Vrms
Grid frequency fg 60 Hz
DC-link voltage VDC 350 V
DC-link capacitance Co 1.5 mF
LC filter inductances Lf 5 mH
LC filter capacitances Cf 1.5 µF
LC filter damping resistors Rd 68 Ω
Transformer equivalent inductance #1, #2 LT1,2 1 mH
Transformer equivalent resistance #1, #2 RT1,2 0.5 Ω
Transformer equivalent inductance #3, #4 LT3,4 0.6 mH
Transformer equivalent resistance #3, #4 RT3,4 1.13 Ω
Line impedances Zg, Z12, Z23, Z34 configurable
Common resistive load RCommon 24/48 Ω
Local resistive loads RLocal 1 . . . 4 48/96 Ω
2.1. Control Platform
Digital controllers are commonly employed in modern high-performance three-phase power
converters, and between them, the most used are digital signal processors (DSPs) and field
programmable gate arrays [33,36]. Although the controller’s main requirement is to manage efficiently
the input/output energy, it must provide also flexibility, improved communication capabilities and
reliability, intrinsic attributes of DSPs. In this way, the conventional commercial implementation of
real-time control and communications in power electronics applications is based on state-of-the-art
floating point DSP, relaying in a single-core processor that develops all the power control tasks thanks
to its fast dedicated hardware peripherals (analog to digital converters, pulse width modulators,
and communication modules among others). On the other hand, mainstream laboratory approaches
use complex and effective control solutions to manage a distributed system, such as the embedded
software development platform dSPACE [32]. This approach is very interesting due to its flexibility
and complete control toolboxes which ensure low prototyping time delays. These systems rely in
high-performance PowerPCs that usually manage more than one node at a time [37]. This characteristic
makes difficult to emulate the complex interactions of different DSPs working distributely with inherent
transmission delays and also, and more important, with different physical clock generators. In this
way, recent works deal with clock synchronization issues in digitally controlled distributed generation
networks [38–42]. To the best of the authors’ knowledge, most of these works provide only simulation
results due to the inherent difficulty in obtaining experimental results. Thus, to emulate adequately
a real network each node must be controlled by its own digital controller, and then synchronization
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problems can be experimentally validated [41,42]. This was the scenario chosen when designing the
PNL facility.
In a network with dispersed nodes, an efficient and reliable communication link is fundamental
to establish a hierarchical control and supervision functionalities. Commonly DSPs are provided with
build-in communication services, as controller area network (CAN). However, CAN systems are used
habitually in the automotive industry but not for power system communications [43]. In terms of
communication performance, these schemes commonly bring the communications link to secondary
priority respect to the main control loops, thus limiting the bandwidth. To improve the communication
behavior, two separate devices can be used, one for the control tasks and the second for managing
the communication and supervisory tasks, with the disadvantage of both increasing cost and size
and decreasing reliability. To overcome these drawbacks, DSPs with two cores have become an
interesting option to perform real time control and communications independently in each core. A two
processor core configuration avoids harmful interactions between them and complex board connections.
The laboratory setup described in this work is based on a dual core DSP: the Concerto dual-core
F28M36P63C [44]. This device is implemented in the industry-standard 188-pin DIMM form factor
board supplied by a single 5V power rail: Concerto control card H63C2 Experimenter Kit [45]. Thanks
to the DIMM docking station all the control card signals are accessible. Programming/debugging
is done through a JTAG connector. An Ethernet communication interface is also implemented in
the control card. Code Composer Studio™ (CCS), the Texas Instruments integrated development
environment (IDE), is used to debug and program both the control routines in the C28 core and the
communication protocols in the M3 core.
Figure 4 shows a simplified schematic of a Texas Instruments Concerto microcontroller with
dual hybrid architecture comprised of a C28 core and an ARM® Cortex™-M3 core. Each processor is
completely independent, with its own memory, peripherals, interruptions controller and ROM/RAM
memory. Each core executes its own code separately to maximize their performance: one responsible
for the real-time control processes and the other accounting for the communication protocols.Energies 2017, 10, 1589 7 of 27 
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The main feature of the C28 core is its integrated floating-point central processing unit with a
32 × 32-bit multiply-accumulate processing capability. As a single core, it is being used in industrial
control applications due to its powerful power processing and control peripherals availability (such
as PWMs and ADCs). The ARM Cortex-M3 core is used widely for host communications thanks to
its wide variety of peripherals, including Ethernet 1588, USB, CAN, some universal asynchronous
receiver-transmitters, several serial ports, etc. As a prominent characteristic it implements an Ethernet
media access controller that conforms to IEEE 802.3 specifications and fully supports 10BASE-T and
100BASE-TX standards, which enables high performance network connectivity. This core handles
perfectly TCP/IP protocols at full scale thanks to its amount of available memory.
Several shared resources simplify and provide high performance connectivity between the two
independent cores. Some of these resources are programmed to be read or written by only one or the
other core, to avoid conflicts. The shared resources are: (1) the 25 ADC channels with a resolution
of 12 bits running at 2.9 mega samples per second. The result registers can be accessed indistinctly
by the two processors, in order to be used for control, communication, and system supervision
purposes; (2) shared RAM (SRAM) memory mapped in different blocks that can be owned by C28 or
M3 processors and used for its specific applications or for transferring data between them by a direct
memory access bus. When processor M3 manages (writes, reads or executes) some of these blocks the
C28 core is limited to read, which is referred as master to control (MtoC) message. In the opposite case,
the ownership is assigned to the C28 core and it can send messages to the M3, which is referred as
a control to master (CtoM) message.
2.2. Power Stack
The chosen power stack is an IGBT bridge (MTL-CBI0060F12IXHF from Rectificadores
Guasch [46]) with three main parts: rectifier input, capacitor bank and three-phase full bridge IGBT
switches. The input is through a three-phase full bridge diode rectifier. This diode-based input is useful
to detect control malfunctions which could cause DC-link voltage increments. Also it avoids return
currents to the DC source that emulates the distributed generator. A capacitor bank (Co = 1.5 mF)
forms the DC-link. A three-phase full bridge plus a brake IGBT module configures the main core of
the power stack.
2.3. Output Filter
The output filter is a damped LCL filter [47–49] composed by a three-phase inductance Lf,
a capacitor bank Cf with damping resistors Rd to attenuate the filter resonance, and a wye-delta
transformer (wye connection at the inverter side). This transformer introduces the output inductance
LT of the filter and ensures isolation between the input and the output of the inverter. Also it
introduces some parasitic resistance useful to emulate R/L lines (RT). The RC branch of the LCL filter
is wye-connected, with a floating neutral node, as the usual implementation described in the literature.
3. Control
Regardless of the state of the main switch, i.e., being the network grid-connected or isolated, each
network node can be controlled as network-feeding or network-forming depending on the possibility
of dispatching its generated energy [8]. When the prime mover of the DGS is a renewable source,
for instance a photovoltaic or wind generator, its inherent intermittence makes its energy generation
non-dispatchable and it will act as a network-feeding node. In this case, the utility grid or other/others
DGS working as voltage source must regulate the amplitude and frequency of the network voltage
required to drive the non-dispatchable DGS as an active/reactive power controlled current source.
The active power injected to the network will be determined by the local DC-link voltage controller,
responsible of extracting the maximum available power from the prime mover [47]. The reactive power
set point will be determined by a higher hierarchical level controller, i.e., grid code accomplishment
or power quality requirements. When the prime mover is a conventional power source, e.g., a gas
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turbine, its energy generation is dispatchable, and can be modulated following different criteria:
economical and environmental costs, losses minimization, etc. In this case the DGS can act indistinctly
as a network-feeding or as a network-forming converter. The most challenging scenario is when the
network is disconnected from the main grid, and one or more DGS are responsible for maintaining
the network voltage independently of the load consumption. When disconnected from the main
grid, network-forming converters must feed the local loads cooperatively, and also maintain a well
regulated voltage amplitude and frequency to be followed by network-feeding converts. The other
scenario is when the network is grid connected and the voltage quality is maintained usually by
distant high-power plants. Figure 5 shows the simplified schematic of each network node and the
control block diagram in case of network-feeding and network-forming converters. In both cases,
the controller located in the C28 core senses the local voltage v vector and currents i1 (in the inverter
output) and i2 (in the LC filter output) using an analog isolated sensing board. Also the DC-link
voltage vDC is sensed. For each three-phase current vector only two phase currents are sensed, ia and
ib, being ic reconstructed taking into account that in a three-phase three-wire system:
ia + ib + ic = 0 (1)
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DC-link voltage) are sensed using Lem LV25-P hall effect voltage transducers. The sampling rate of
these variables is Ts = 100 µs, i.e., the maximum switching rate of the IGBT switches [46]. Besides
local variables, the conventional controls require also data (at a time rate Tr) from other network
nodes or from higher hierarchical level controllers. The next subsection deals with the description of
the controllers.
3.1. Network-Feeding Controller
Independently of being in grid connected or islanded mode, when a node acts as a power
controlled current source, the reference for the current that must be injected can be expressed in a
general form as:
i* = f (P*, Q*, v) (2)
being f a function of the active and reactive power references P* and Q* shaped by the converter
output voltage v (i.e., following this voltage reference). Figure 6a shows the simplified diagram of a
network-feeding node represented by a power controlled current source wired to the network through
the bus vn. The impedance Lo, Ro, models the output impedance of the source. Impedance Ln, Rn
models the isolation transformer impedances and the line connections between nodes. In this case
the converter will inject to the network with active and reactive power by ensuring that i = i*. This
objective will be accomplished by the conventional inner current control loop: a PRES controller over
the i1 current error with a feed-forwarding term v driving a space vector modulator that provides the
control signals for the IGBT bridge aT – aB (leg a, top and bottom switch respectively), bT – bB and
cT – cB [50,51]. The network-feeding main control scheme can be seen in Figure 5.
Taking into account that the phase voltage vector v can be unbalanced it can be expressed in
stationary reference frame (SRF) as:
vα = v+α + v
−
α = V
+ cos(ωt) +V− cos(ωt+ δ) (3)
vβ = v+β + v
−
β = V
+ sin(ωt)−V− sin(ωt+ δ) (4)
where vα+, vβ+ and vα−, vβ− are the positive and negative sequence voltages respectively, V+ and V−
are their amplitudes, ω is the grid angular frequency, and δ is the phase angle between positive and
negative sequences.
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As stated before, the injected current i must be shaped by the output voltage v, thus in a general
form it must be a function of both the positive and the negative sequence voltages. To accomplish this
objective a sequence extractor should be used to estimate the sequence voltages from the SRF voltage
vector [52,53]. Afterwards, when the sequence voltages are known, the amplitudes of the positive and
negative sequences can be calculated on-line using:
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V+ =
√
(v+α )
2
+ (v+β )
2 (5)
V− =
√
(v−α )
2
+ (v−β )
2 (6)
The reference currents are expressed as a function of active and reactive powers:
i∗a = i∗a (p) + i∗a (q) (7)
i∗β = i
∗
β(p) + i
∗
β(q) (8)
where the active and reactive components can be expressed in a general form using [54]:
i∗α =
2
3
k+p v+α + k−p v−α
k+p (V+)
2 + k−p (V−)2
P∗ + 2
3
k+q v
+
β + k
−
q v
−
β
k+q (V+)
2 + k−q (V−)2
Q∗ (9)
i∗β =
2
3
k+p v
+
β + k
−
p v
−
β
k+p (V+)
2 + k−p (V−)2
P∗ − 2
3
k+q v+α + k−q v−α
k+q (V+)
2 + k−q (V−)2
Q∗ (10)
In Equations (9) and (10) kp+, kp−, kq+, and kq− are the active and reactive balancing factors
used to flexibly inject power through positive and negative sequences. In a non-dispatchable DGS,
the active power reference P* is usually calculated by a local controller using local variables. Its aim is
to extract the maximum allowable energy from the source [47,55]. Active power curtailment can also
be required to protect the inverter from over currents when a voltage sag occurs [10,11]. When the
source is dispatchable the reference active power can be set by a higher level controller. The reactive
power reference Q* can be calculated locally or can be set by a higher level controller. When calculated
locally, Q* is determined to fulfil the stringent reactive current injection (RCI) requirements set by
grid codes during voltage disturbances [12]. RCI can also be used with the aim of supporting the
grid voltage when the grid impedance is mainly inductive [13,14]. The reactive power reference
for each node can also be determined by a centralized controller when a general voltage control is
required [56,57]. In addition, the balancing factors in Equations (9) and (10) can be used to provide
ancillary functions to the DGS specially during voltage disturbances [10,58,59]: avoid DC-link voltage
oscillation during network voltage unbalancing, provide some voltage support during unbalanced
voltage droops, among others. Some degrees of freedom exist in the selection of the balancing
parameters. For instance, in this work, two additional ancillary objectives will be defined for the
network-feeding nodes working with the control scheme based on Equations (9) and (10). First
objective (reduction of DC-link oscillations) will be fulfilled choosing the following relationships
between the sequence balancing parameters:
k+p = kp; k
−
p = (1− kp) (11)
k+q = kq; k
−
q = (1− kq) (12)
with kp and kq taking values between 0 and 1. Then the DC-link oscillations are avoided when injecting
active and reactive powers during unbalanced network voltages [54] and, in this case, the injected
currents are expressed as:
i∗α =
2
3
kpv+α + (1− kp)v−α
kp(V+)
2 + (1− kp)(V−)2
P∗ + 2
3
kqv+β + (1− kq)v−β
kq(V+)
2 + (1− kq)(V−)2
Q∗ (13)
i∗β =
2
3
kpv+β + (1− kp)v−β
kp(V+)
2 + (1− kp)(V−)2
P∗ − 2
3
kqv+α + (1− kq)v−α
kq(V+)
2 + (1− kq)(V−)2
Q∗ (14)
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As a drawback, although not as harmful as DC-link voltage oscillations, the instantaneous reactive
power will suffer oscillations with maximum amplitude [60].
The second objective to be accomplished using Equations (13) and (14) will be to provide voltage
support to the network during voltage sags. Then the changes in voltage v due to the injected current i
must be estimated. Independently of the amount of P* and the origin of Q*, when currents (13) and
(14) are injected into the network they will produce some effects over the DGS output voltage v due to
the equivalent impedance seen by the converter [58,59]:
V+ ≈ V+n +
2
3
Rn
kpV+
kp(V+)
2 + (1− kp)(V−)2
P∗ + 2
3
ωLn
kqV+
kq(V+)
2 + (1− kq)(V−)2
Q∗ (15)
V− ≈ V−n +
2
3
Rn
(1− kp)V−
kp(V+)
2 + (1− kp)(V−)2
P∗ − 2
3
ωLn
(1− kq)V−
kq(V+)
2 + (1− kq)(V−)2
Q∗ (16)
The voltage support objective during a voltage sag is to increase the amplitude of the positive
sequence voltage V+ (to restore voltage amplitude) and to reduce the amplitude of the negative
sequence voltage V− (to balance phase voltages) [61]. As Equation (15) clearly shows, the positive
sequence of active and reactive currents increases the positive sequence voltage, accomplishing the
objective of voltage supporting. On the other hand, as seen in Equation (16), the negative sequence
of the reactive current reduces the negative sequence voltage. In this case the negative sequence of
the active current increases the negative sequence (increasing phase voltages unbalance). This last
effect is a drawback of the proposal described by Equations (13) and (14) with the main objective of
avoid DC-link voltage oscillations. Being P* determined by the active power generated in the source,
Q* needs to be determined accurately to control the voltage support capabilities. In other words, the
practical scenario in which Equations (13) and (14) provide good voltage support is limited to networks
with inductive dominant behavior.
3.2. Network-Forming Controller
When the network is disconnected from the main grid (i.e., in islanded mode) one or more
converters must regulate the network voltage. In this case some of the network nodes will work
as voltage sources or network-forming converters. Figure 6b shows the simplified diagram of a
network-forming node, represented by a voltage controlled voltage source with an output impedance
Lo, Ro connected to the network at the bus vn through an equivalent impedance Ln, Rn. The usual two
nested control loops are programmed in the local controllers: a fast inner current loop with i1 (as in
network-following converters described before) and a slow outer voltage loop used to fix the converter
output voltage v [19] (see Figure 5). The transient response of both loops are accelerated against step
changes due to external perturbations with feed-forwarding the output voltage v in the current loop
and the output current i2 in the voltage loop [19]. The main task (i.e., to regulate the voltage) can be
accomplished using different approaches: master-slave scheme and multi-master scheme. The first
approach is used when only one node acts as voltage source setting its own reference voltage to the
network, the others act as network-following converters. This is the simplest way but lacks of flexibility
and reliability: if master crashes the complete network collapses, thus requiring a complex protocol to
change from slave to master in replacing the failed voltage node. The state-of-the-art multi-master
scheme is based in the high reliable voltage droop control to manage different nodes acting as voltage
sources [15]. This control is based in three levels of hierarchy: primary, secondary and tertiary control
layers [62,63].
In hierarchical control, the primary layer is based on a local controller that ensures active and
reactive power sharing between network-forming nodes. This controller depends only on local
sensed variables and is based on dropping the output-voltage frequency and amplitude magnitudes
regarding the active and reactive power supplied by the source respectively, emulating a conventional
synchronous generator [64]:
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v∗α = V∗ sin(ω∗t) (17)
v∗β = −V∗ cos(ω∗t) (18)
ω∗ = ωo −mpP (19)
V∗ = Vo − nqQ (20)
where ωo and Vo are the nominal network angular frequency and voltage amplitude, respectively.
The slopes mp and nq are the gain parameters to drop proportionally ωo and Vo regarding the averaged
values (low pas filtered) of the instantaneous active and reactive powers:
p =
3
2
(vαi2α + vβi2β) (21)
q =
3
2
(−vαi2β + vβi2α) (22)
P(s) = p(s)
ωc
s+ωc
(23)
Q(s) = q(s)
ωc
s+ωc
(24)
In Equations (23) and (24) ωc is the cut-off frequency of the low pass filter, and s is the Laplace
operator. The filter provides noise and harmonic attenuation and besides gives usually a slow response
of some seconds, as desired in this application.
To ensure the system controllability by using the droop method expressed in Equations (19)
and (20) the equivalent impedance seen by the converter must be dominantly inductive [65]. In this
sense a supplementary loop is necessary to add a virtual inductance that summed to the line impedance
seen by the inverter guarantees a mainly inductive impedance [66]:
v∗α = V∗ sin(ω∗t) + Zvi2β (25)
v∗β = −V∗ cos(ω∗t)− Zvi2α (26)
being Zv a pure inductance (i.e., Rv = 0 Ω).
Active power sharing between network-forming nodes is accomplished perfectly due to the
fact that the network frequency is a global variable and, thus, all the network nodes have the same
frequency in steady state:
ω = ω∗1 = . . . . = ω
∗
i (27)
It is worth mentioning that the perfect active power sharing:
mpP1 = mpP2 = . . . = mpPi (28)
is accomplished if the droop slopes mp are equal in all the network nodes.
On the other hand, a perfect reactive power sharing is not achieved with the droop on the voltage
amplitude (20) due that the amplitude is not a global variable, and thus is different in each node:
V1 6= V2 6= . . . . 6= Vi (29)
Thus, this controller only provides slight reactive-power equalization.
With Equations (19), (20), (25) and (26) any number of network-forming converters can share
the network active and reactive powers without knowing any other variables than its local sensed
output voltage and current. Thus no communication between nodes is required, which provides high
robustness and reliability to this primary control.
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When a new converter is going to be connected to the network its output voltage must be
synchronized with the network voltage before the connection [67]. Thus, some seconds before the
connection, a phase locked loop (PLL) is used to synchronize the reference voltage of the still inactive
converter with the network voltage in the point of connection. Once the reference voltage of the
inactive node has been delayed θ rad/s in order to be synchronized with the network voltage, the
node is turned on to participate in the power sharing. Due that its initial mean values of active and
reactive powers will be zero, the node will begin to operate with the following references:
v∗α = Vo sin(ωot+ θ) (30)
v∗β = −Vo cos(ωot+ θ) (31)
Thanks to the slow dynamics provided by the low pass filters (23) and (24), the new connected
converter will experience a soft start in the active and reactive power injection.
In a hierarchical droop controller, the secondary level is responsible for overcoming the drawbacks
of the primary layer, i.e., frequency deviation and unequal reactive power sharing. Normally a
communication channel is used to interchange local data between nodes and a centralized controller
that calculates the correction terms and send them using a one-to-all protocol [63]. With this approach,
the frequency can be completely restored an also the voltage amplitude in the centralized controller
node can be set to any desired value. This centralized approach has been used extensively but lacks of
robustness due its master-slave topology. Secondary level distributed or decentralized approaches
are very interesting because they overcome the master-slave weakness. These approaches rely on a
distributed control fed by local data interchanged between neighboring nodes [21,22]. The neighboring
nodes use a dedicated communication channel to interchange its local data at a slow transmission rate
Tr, several orders of magnitude over the sensing/switching period Ts. In the case of consensus based
secondary control scheme, one particular node i only receives data from n neighbors and calculates its
own correction terms [23]. A global objective is reached with only partial data through “gossiping”
between adjacent nodes. In this work, the correction term for the frequency is dωi and modifies the
primary control as:
ω∗i = ωo −mpPi + dωi (32)
The aim of this term is to accomplish a double objective: restore the local angular frequency ωi to
its nominal value ωo and to equalize the values of the correction terms dω:
ωo = ω1 = . . . . = ωn−1 = ωn (33)
dωi = dω1 = . . . . = dωn−1 = dωn (34)
The correction term is calculated using a two integral controller as:
dωi = kω
∫
(ωo −ω∗i )dt+ kdω
∫ n
∑
j=1
(
dωj − dωi
)
dt (35)
From Equation (35), it can be noted that only the locally calculated correction term dωj will be
transmitted between the n neighbor nodes.
Similarly, two control objectives are accomplished by adding a correction term dV in the voltage
expression of the primary layer:
V∗i = Vo − nqQi + dVi (36)
where the voltage correction term is calculated using n pairs of transmitted data from the adjacent
nodes, the local node output voltage Vj and the reactive power supplied to the network Qj.
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dVi = kV
∫ n
∑
j=1
(
Vo −Vj
)
dt+kQ
∫ n
∑
j=1
(
Qj −Qi
)
dt (37)
where the local node output voltage is calculated as follows:
V =
√
v2α + v2β (38)
This usually noisy magnitude requires to be processed by a low-pass filter as in Equations (23)
and (24). It must be noted that in Equation (37) the double integral secondary controller is responsible
for equalizing the reactive power sharing:
Qi = Q1 = . . . = Qn−1 = Qn (39)
and also controlling the mean voltage amplitude (between the n nodes) to the nominal value Vo:
Vo =
n
∑
j=1
Vj
n
(40)
The complete controller schematic for network-forming converters is shown in Figure 7.
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The tertiary control manages the energy flow inside the network and between the network and the
grid during grid-connected mode. There are different approaches for tertiary control implementation,
based on centralized or decentralized schemes [15–17]. When the main goals are to optimize market and
economic profits, the centralized approach is the most commonly used. A single controller centralizes
all the information of the network parameters in an all-to-one communication infrastructure. Then,
the tertiary controller computes the energy set-points and sends the government data to the local
controllers. The main goal of the decentralized tertiary controllers is to improve the overall performance
of the system. The most promising decentralized scheme is based on multi-agent intelligent systems
(MAS), where each agent has local intelligence and can take some decisions independently [68]. Then,
the centralized controller is divided into simple software agents located dispersedly in the local
controllers, which provides high robustness to the whole system. As can be seen, tertiary control relies
on the power distribution optimization and will not be discussed deeply here.
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4. Communications
As previously stated, basic operation of a power network relies on different control elements
with a communication link between them: local controllers managing each distributed source/load
and a distributed/centralized controller to ensure optimal energy management and power quality.
In addition, when the network is connected to other networks or to the main grid, other communication
channels must be established with higher hierarchical levels in order to provide a distributed
supervisory control and data acquisition (SCADA) of the whole system. As a consequence, this
application requires an advanced communication system to deliver real time information and
commands. Until present days, DSPs used as industrial controllers in these environments had
different, but limited, possibilities to implement communication links. Conventional DSPs carry
built-in communication interfaces as for example CANopen, ControlNet, DeviceNet, Fieldbus, Modbus,
Optomux, Profibus and Profinet. These applications provide custom communication protocols which
makes difficult to implement new functionalities and improvements, and as a major drawback: are
considered very limited in terms of throughput compared with recent non-real time technologies [43].
Thus, connecting the power network through the World Wide Web or local area networks (LAN) using
common protocols and standards is the most desirable scenario in an increasingly connected world.
The almost ubiquitous, fast and cheap, local area network is Ethernet, running over the Transmission
Control Protocol and Internet Protocol (TCP/IP) protocol suite. The weakness (in a distributed control
scenario) of a communication network based on Ethernet is its non-deterministic and asynchronous
nature, in which the main objective is a reliable delivery, being secondary when the data is received.
Thus in the proposed experimental setup the use of Ethernet for communications is an interesting and
powerful choice.
On the one hand, data sent using TCP/IP protocol is packed in bulky and long messages,
with intrinsically long latencies that can reach hundreds of milliseconds. TCP/IP guarantees that
all the information packets will reach its destination through powerful (but slow) re-transmission
mechanisms. When distributed real-time control is required, re-transmitting old data is, generally, not
very useful [69] and can lead to instabilities. On the other hand, User Datagram Protocol (UDP/IP) is a
non-reliable protocol preferable for real-time control because it is based in short messages with low
latency (some milliseconds). UDP/IP does not guarantee that the data reach its destination (there is
not re-transmission) thus a packet can be lost “forever” due to congestion or channel noise. This last
drawback is not significant in the present application, since, as explained above, the data exchanged
between the network nodes (i.e., frequency, voltage amplitude, mean reactive power, etc.) are sent
at a slow time rating (usually from 100 ms to 1 s) and in this way, when a packet is lost, previously
received old data can be maintained in the control calculation without bringing the system to a crash.
In addition, the amount of data exchanged at this level (secondary and tertiary control) is small and
the low payload protocol UDP/IP can be used.
In the described PNL setup, both TCP/IP and UDP/IP protocols are used simultaneously. TCP
is used to implement the SCADA system to supervise the entire network with a PC and also to
launch the DSPs, and UDP for secondary control implementation. These protocols are running in the
communications dedicated core M3. The code that implements the protocols are directly adapted from
the Lightweight (lwIP) IP stack, which is available as an open source resource [70]. Thanks to this
light stack, the use of full scale TCP-UDP/IP protocols only requires a typical code size from 25 to
40 kilobytes and from 10 to a few tens of kilobytes of RAM [71], that are available in the M3 core.
Figure 8 shows a diagram including control and communication functions performed by the
dual-core DSP. The diagram presents, as an example, the specific functions for operating the node
#1 as UDP server. A timer interrupt at Ts launches the main control calculation function in node #1
C28 core. After sensing the input variables, the control core generates the droop primary level signals.
Secondary control (35) and (37) is implemented using its own data [ω1*((k − 1)Ts); dω1((k − 1)Ts);
V1(kTs), Q1(kTs)] and data transmitted from nodes #2 and #3 [dω2(kTr), dω3(kTr); V2(kTr), V3(kTr),
Q2(kTr), Q3(kTr)] that is available in the C28 core SRAM memory. After obtaining the secondary control
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values, core C28 calculates the reference values of ω1* and V1* using (32) and (36). Finally, C28 stores
the local variables: dω1(kTs), V1(kTs) and Q1(kTs) in the shared RAM. A timer interruption at a rating
Tr is configured in the M3 core to launch a periodical interruption. When serving this interruption, M3
core reads dω1, V1 and Q1 from the SRAM, packs these data into an UDP datagram adding also the
number of the inverter as the first data [1, dω1, V1, Q1] and sends it to nodes #2 and #3 through UDP.
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Figure 8. Dual-core DSP functions for operating the node #1 as UDP server. 
5. Debugging  
As stated before, the programming and debugging environment for Concerto dual-core used in 
the PNL is Code Composer Studio, the integrated development environment (IDE) from Texas 
Instruments that supports the Microcontroller and Embedded Processors portfolio [74]. CCS is an 
Eclipse-based environment that provides a complete and powerful suite of tools used to develop 
and debug embedded applications: C/C++ compiler, source code editor, project build environment, 
debugger, profiler, among others. The IDE provides an easy of use interface for each step of the 
application development flow, with a fully segregation between the code development for C28 and 
i r . l- r f ti f r r ti t r r.
Although not shown in this work, the communication functions when node #1 receives an UDP
datagram (acting as a client) is as follows: when M3 core receives an UDP datagram through Ethernet
connection (for example from node #2) it unpacks dω2(kTr), V2(kTr) and Q2(kTr) data and writes them
into the shared RAM. Then M3 raises an inter-processor communication interruption to C28 core that
will be served by an interrupt handler in the C28 core. When attaining the software interruption, C28
core reads dω2(kTr), V2(kTr) and Q2(kTr) from the SRAM, reads also that the data comes from node #2
and updates node #2 data values in the C28 local controller. When executing the next main control
calculation function, C28 core will use the updated variables for calculating the secondary control.
A complete description of the protocols implementation can be found in [72] (pp. 397–400).
The TCP/IP protocol is used for debugging/initialization and SCADA tasks in order to
communicate the M3 core with the PC through Debug Server Scripting (DSS) platform implemented
in Matlab [73]. The next section will describe this implementation.
5. Debugging
As stated before, the programming and debugging environment for Concerto dual-core used
in the PNL is Code Composer Studio, the integrated development environment (IDE) from Texas
Instruments that supports the Microcontroller and Embedded Processors portfolio [74]. CCS is an
Eclipse-based environment that provides a complete and powerful suite of tools used to develop
and debug embedded applications: C/C++ compiler, source code editor, project build environment,
debugger, profiler, among others. The IDE provides an easy of use interface for each step of the
application development flow, with a fully segregation between the code development for C28 and
M3 cores. When programming and debugging more than one DSP at a time (four in our system)
the Debug Server Scripting (DSS) tool provides a complete control over programming, debugging
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and running multiple microcontrollers. DSS is the base debug engine of CCS and its Application
Programming Interface (API) can be easily accessed in Java. The debugging library provides services
to connect, program, start, stop, debug data, etc. that are accessed using Matlab scripts. Matlab is
used to call libraries in Java allowing an easy integration of the DSS into the power network setup for
programming and debugging the DSPs. Matlab is used to automatically download the binary files into
the microcontroller. Also, and most important in the present application, Matlab provides Ethernet
sockets to communicate with the DSPs during the tests. In this case, TCP/IP is used to synchronize the
procedure to run and launch an experiment. It is worth mentioning that Matlab implements neither
soft-nor hard real-time tasks, because the microcontrollers run at its own and all the tasks are running
in isolation from the host PC, including the data communication via UDP/IP connections for the
secondary control tasks. Figure 9 illustrates these functionalities.
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6. Experimental Results 
Using the high flexibility of the laboratory network described in previous sections, two 
experimental setups have been implemented to clearly show the powerfulness of the PNL 
implementation. First, a grid connected network consisting on four nodes working as 
network-feeding converters will be implemented and tested. The behavior of the network when a 
voltage sag appears will be investigated. In this case each converter will take its own control 
decisions and no communications will be used. 
Second, an islanded μG will be implemented, with three network-forming nodes and with the 
fourth node acting as a programmable load (network-feeding node injecting active power). This 
setup will be driven by a two level scheme, with a droop based primary and a consensus based 
secondary controller that uses the communication channel. In this last setup two different cases will 
be tested: (a) ideal clock conditions, and (b) when some clock drift desynchronizes controllers. Table 
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6. Experimental Results
Using the high flexibility of the laboratory network described in previous sections, two
experimental setups have be n implemented to clearly show the powerfulnes of the PNL
implementation. First, a grid connected twork consisting on four odes working as network-feeding
converters will be implemented and tested. The behavior of the netw k w n a v ltage sag
appe rs will be inve tigated. I this case each converter will take its own control decisions and
no communicati ns will be used.
Second, an islanded µG will be implemented, with thre network-forming nodes and with the
fourth node acting as prog ammable load (network-feeding node injecti g active pow r). This setup
will be driven by a two level scheme, with a droop b sed primary and a consensus based second ry
controlle that uses the communication channel. In t is last setup two different cases will be t ted:
(a) ideal clock conditi ns, and (b) whe some clock drift desynchronizes controller . Table 3 li ts the
additional system hardware and control parameters (see Table 2 for the r st of paramete s).
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Table 3. Additional system and control parameters.
Parameter Name Acronym Value Units
Node nominal rated power (base power) Sb 1.5 kVAr
Node nominal rated current Irated 5 A rms
Global load rated power PL 1.5 kW
Local loads rated power PL1,2,3 0.25 kW
Droop method virtual inductance Lv 10 mH
Droop method virtual resistance Rv 0 Ω
Line inductance 12 L12 2 mH
Line resistance 12 R12 65 mΩ
Line inductance 23 L23 0.8 mH
Line resistance 23 R23 110 mΩ
Line inductance 34 L34 0.8 mH
Line resistance 34 R34 110 mΩ
Active power reference Pi* 0.5 kW
Reactive power reference nominal conditions Qi* 0 kVAr
Reactive power reference when sag occurs Qi* 0.9 kVAr
Sequences balancing parameters kp, kq 0.5
Frequency droop parameter mp 1 mrad/(Ws)
Voltage droop parameter nq 10 mV/(V Ar)
Proportional gain PRES voltage compensator kpv 1 mA/V
Integral gain PRES voltage compensator kiv 3 A/(Vs)
Proportional gain PRES current compensator kpi 30 A−1
Integral gain PRES current compensator kii 800 (As)−1
Sampling and switching rate Ts 100 µs
Transmission rate Tr 100 ms
6.1. Test 1, Grid Connected Network under Voltage Sags
Figure 10 shows a simplified diagram of the grid connected network. The grid is emulated by
the AC source that provides a regulated three-phase voltage vg. The four converters are programmed
as power controlled current sources, emulating, for example, four photovoltaic-generation modules.
Buses v1 to v4 are colored differently to easily identify the measured voltages and powers in the
following figures. Each converter is governed by its own active and reactive power references Pi*
and Qi* (for i = 1 to 4). The global resistive load RL is located in parallel with the AC-source to avoid
injecting all the generated active power (P1 + P2 + P3 + P4) to this source. Following the operating
rules of this two quadrant AC-source, and in order to avoid damaging it, only 25% of the rated active
power can be absorbed by the source.
A type II voltage sag was programmed in the AC-source to evaluate the behavior of the system
under a static sag. Figure 11 shows the phase-to-neutral voltages in per unit values (p.u.) at the
output of node #1. Before t = 0 s the grid phase voltages vg are perfectly balanced at 1 p.u. The four
nodes are injecting to the network the same reference powers Pi* = 500 W and Qi* = 0 VAr using the
reference current calculation scheme (13) and (14), see Figure 12. It must be noted that, being 1.5 kW
the load rated power, only 500 W are being absorbed by the grid/AC-source. As can be appreciated in
Figure 11, the phase voltages at node #1 (v1) present a slightly higher value than at node vg (0.03 p.u.
higher). This effect is due to the fact that the impedance seen at the output of the converters has some
resistive part (see the transformers data in Table 2), and active currents produce voltage increments
(as stated in (15) and (16)). At t = 0 s the sag begins and after a computation delay of 0.01 s due to the
sequences extractor [53] the sag is detected. Until t = 0.125 s the sag control is deliberately inactive to
clearly show its behavior without any control action. At t = 0.125 s the reference reactive powers are
set to Qi* = 0.9 kVAr in (13) and (14), thus providing RCI as grid codes require (black dashed line in
Figure 12). When the fault is cleared (t = 0.25 s) the RCI is still working during the detection delay
of 0.01 s. At t = 0.26 s the voltage restoration is detected and the reactive power reference is reset to
0 VAr. As can be seen in Figure 12 top subfigure, active power references Pi* are set to 0 at t = 0.375 s to
Energies 2017, 10, 1589 19 of 27
clearly show the output voltage without any injection. As can be noted in Figure 11 between t = 0.375 s
and t = 0.5 s the voltage vector v1 is perfectly balanced at 1 p.u. because the nodes are inactive.
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The second objective of the RCI scheme (13) and (14) is to avoid oscillations in the instantaneous 
active power and thus also in the DC-link voltage. Figure 12, top, clearly shows the fulfillment of this 
objective. In addition, it can be clearly noted that the instantaneous reactive powers present an 
oscillation of 200 VAr, without adverse effects in the system. With the proposed scheme, minimum 
oscillation in active power is related to maximum oscillation in reactive power.  
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Figure 11. Test 1, sensed phase voltages at the output of converter v1 during the voltage sag.
The second objective of the RCI scheme (13) and (14) is to avoid oscillations in the instantaneous
active power and thus also in the DC-link voltage. Figure 12, top, clearly shows the fulfillment of
this objective. In addition, it can be clearly noted that the instantaneous reactive powers present an
oscillation of 200 VAr, without adverse effects in the system. With the proposed scheme, minimum
oscillation in active power is related to maximum oscillation in reactive power.
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Figure 13 presents the generated currents in the four network nodes. Before the sag the currents
are both in phase with the voltage (only active power is generated) and perfectly balanced with
an amplitude of 2.1 A. At t = 0.01 s some current unbalance appears, due to the negative sequence
voltage. To continue injecting the generated active powers Pi* = 0.5 kW the current amplitudes must be
increased due to the voltage amplitudes have been reduced. The maximum current amplitude appears
in the phase with lowest voltage amplitude (purple trace in Figure 11). This last effect is very interesting
for voltage support purposes, it maximizes the support in the most perturbed phase [14]. As stated
before, at t = 0.125 s RCI starts. In this test the strategy of injecting the maximum allowable current
Irated is chosen [54], and the maximum amplitude current reaches 5 A, also in the most perturbed phase
(in purple). After t = 0.375 s the currents are set to 0 A in order to clearly show the node voltages
without any injection.
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Figure 14 shows the positive and negative sequence voltages during the test. Before the sag, the 
negative sequences Vni (being the sub index i = 1, 2, 3 and 4) in the four nodes are zero. When the sag 
starts the positive sequences Vpi are reduced to roughly 0.95 p.u. and some negative sequence 
appears Vni = 0.09 p.u. due to the voltage imbalance. When RCI starts, positive sequences are 
increased and negative sequences are decreased as stated in (15) and (16). As can be noted in Figure 
10, node #1 presents maximum equivalent inductance (4.6 mH) seen from its terminals, thus 
maximum voltage support is done at this point, i.e., maximum increase in positive sequence voltage 
Vp1. Also it must be noted that the reactive current flowing through line R23L23 comes from nodes #1 
and #2, which increases the voltage increment at this line. The same applies to R34L34 with a high total 
current coming from nodes #1, #2 and #3. Node #4 presents a minimum equivalent inductance of 0.6 
mH, thus voltage support is minimum at this point. In addition, only a slight decrease in the 
negative sequence Vni can be noted in Figure 14 bottom. This minor effect is because of the negative 
sequence voltage presents a small magnitude and its effect over the reference currents (13) and (14) 
is also low. 
Figure 13. Test 1, sensed phase currents during the voltage sag.
Figure 14 shows the positive and negative sequence voltages during the test. Before the sag,
the negative sequences Vni (being the sub index i = 1, 2, 3 and 4) in the four nodes are zero. When the
sag starts the positive sequences Vpi are reduced to roughly 0.95 p.u. and some negative sequence
appears Vni = 0.09 p.u. due to the voltage imbalance. When RCI starts, positive sequences are increased
and negative sequences are decreased as stated in (15) and (16). As can be noted in Figure 10, node #1
presents maximum equivalent inductance (4.6 mH) seen from its terminals, thus maximum voltage
support is done at this point, i.e., maximum increase in positive sequence voltage Vp1. Also it must
be noted that the reactive current flowing through line R23L23 comes from nodes #1 and #2, which
increases the voltage increment at this line. The same applies to R34L34 with a high total current coming
from nodes #1, #2 and #3. Node #4 presents a minimum equivalent inductance of 0.6 mH, thus voltage
support is minimum at this point. In addition, only a slight decrease in the negative sequence Vni can
be noted in Figure 14 bottom. This minor effect is because of the negative sequence voltage presents a
small magnitude and its effect over the reference currents (13) and (14) is also low.
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6.2. Test 2a, Islanded Microgrid with Ideal Synchronization 
Figure 15 shows a simplified diagram of an islanded μG. Three converters (#1, #2 and #3) are 
programmed as network-forming voltage sources, emulating dispatchable generation units. Each 
network-forming node feeds its own local load RLi. Also the global resistive load RL must be fed. The 
last converter (#4) is programmed as a power controlled current source used to emulate different 
load profiles with dynamically changing references P4* and Q4*. The main objective of the three 
nodes that form the μG will be to share cooperatively the total active and reactive powers. The 
system is driven by a droop controller (32) and (36) plus a consensus secondary controller over 
UDP/IP communication protocol. It must be noted that a pure-inductive virtual output-impedance 
has been programmed in the droop controller (Rv = 0 Ω, Lv = 10 mH, see Table 3). 
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Figure 16 shows a black start of the μG and its response for a variable generation profile of node 
#4. The sequence of events is the following: first at t = 0 there is the black soft-start of node #1 (during 
1 s, see Figure 16 middle traces). Initially the fixed load is composed by the global load RL and the 
local loads RL1, RL2 and RL3. Node #4 begins to inject P4* = 0.3 kW and Q4* = −0.27 kVAr (inductive 
load) at t = 1 s. Between 1 s and 10 s only node #1 feeds the μG. The apparent power fed by node #1 is 
2.5 kVAr. At t = 9 s node #2 begins the phase synchronization obtaining θ from the PLL and using it 
in (30) and (31). At t = 10 s the reference voltage v2* is synchronized with v1 and node #2 begins to 
energize the μG cooperatively with node #1. At t = 20 s node #3 is connected to the grid after its own 
synchronization period. At t = 25 s node #4 begins a parabolic shape active power generation 
(emulating a photovoltaic panel), see Figure 16 top. 
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6.2. Test 2a, Islanded Microgrid with Ideal Synchronization
Figure 15 shows a simplified diagram f an islanded µG. Three converters (#1, #2 nd #3)
are programmed as network-forming voltage sources, mulating d spatchable generation units.
Each network-forming node feeds its own local load RLi. Also the global resistive load RL must
be fed. The last converter (#4) is programmed as a power controlled current source used to emulate
different load profiles with dynamically changing references P4* and Q4*. The main objective of
the three nodes that form the µG will be to share cooperatively the total active and reactive powers.
The system is driven by a droop controller (32) and (36) plus a consensus secondary controller over
UDP/IP communication protocol. It must be noted that a pure-inductive virtual output-impedance
has been programmed in the droop controller (Rv = 0 Ω, Lv = 10 mH, see Table 3).
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6.2. Test 2a, Islanded Microgrid with Ideal Synchronization 
Figure 15 shows a simplified diagram of an islanded μG. Three converters (#1, #2 and #3) are 
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2.5 kVAr. At t = 9 s node #2 begins the phase synchronization obtaining θ from the PLL and using it 
in (30) and (31). At t = 10 s the reference voltage v2* is synchronized with v1 and node #2 begins to 
energize the μG cooperatively with node #1. At t = 20 s node #3 is connected to the grid after its own 
synchronization period. At t = 25 s node #4 begins a parabolic shape active power generation 
(emulating a photovoltaic panel), see Figure 16 top. 
Figure 15. Test 2, diagra of the islanded µG laboratory setup.
Figure 16 shows a black start of the µG and its response for a variable generation profile of node
#4. The sequence of eve ts is the followin : first at t = 0 there is the black soft-start of node #1 (during
1 s, see Figure 6 middl traces). Initiall the fixed load is composed by he global load RL and the
local loads RL1, RL2 and RL3. Node #4 begin to inject P4* = 0.3 kW and Q4* = −0.27 kVAr (inductive
load) at t = 1 s. Between 1 s and 10 s only node #1 feeds the µG. The apparent power fed by node #1
is 2.5 kVAr. At t = 9 s node #2 begins the phase synchronization obtaining θ from the PLL and using
it in (30) and (31). At t = 10 s the reference voltage v2* is synchr ized with v1 and node #2 begins
to energize the µG cooperatively with e 1. At t = 20 s node #3 is connected to the grid after its
own synchronization period. At t = 25 s node #4 begins a parabolic shape active power generation
(emulating a photovoltaic panel), see Figure 16 top.
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Figure 16, middle, shows the perfect active power sharing obtained with the two level consensus
controller. Figure 16, bottom, shows the node frequencies that present a under/over shot when there is
an active power step change. These step changes are produced by the consecutive connection of the
three grid-forming nodes. High over/under shots are produced by the quick response of the primary
droop controller (proportional controller). Also it can be appreciated that after a small settling time
(0.8 s) the secondary controller restores the frequency to its nominal value 60 Hz.
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6.3. Test 2b, Islanded Microgrid with Clock Drift in the DSP Controllers 
As described above, each node in the experimental network is driven by its own processor, and 
thus with their own internal clocks. Therefore, the time signals of each processor will differ from the 
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Figure 17, top, shows the instantaneous reactive power absorbed by node #4. Middle subfigure
shows the perfect reactive power sharing obtained thanks to the droop plus consensus controllers.
As can be appreciated between t = 1 s and t = 10 s node #1 supplies a reactive power of roughly 0.5 kVAr
and the grid-feeding node #4 only demands −0.27 kVAr. The divergence between these two values
is due to the inductive power demanded by the grid connections (transformers and wiring lines).
Figure 17, bottom, shows the amplitudes at the output of each grid-forming node and also its mean
value Vm (black trace), correctly placed at 1 p.u. due to the voltage restoration secondary controller.
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6.3. Test 2b, Islanded Microgrid with Clock Drift in the DSP Controllers
As described above, each node in t e xperimental network is driven by its own processor, and
thus with their own internal clocks. Therefore, the time signals of each processor will differ from the
others due to clock drifts. Then, when testing a system that will work in a real world environment, it is
very interesting to analyze the impact of clock drifts on frequency regulation and active power sharing.
The drift rate of the Concerto clocks is bounded by 0.99998 and 1.00002 (it uses a crystal oscillating
Energies 2017, 10, 1589 23 of 27
at 20 MHz with a frequency deviation of 20 parts per million [75]). In order to clearly demonstrate
the influence of this parameter, the clock drift rate of the DSPs has been magnified by a factor of 5.
In addition, DSP 1 is considered as the global time of the system (to which the other two clock drifts
are referenced). Table 4 shows the clock drifts rates of the DSPs for this test.
Table 4. Clock drift rates.
Parameter Name Acronym Value
Clock drift rate of digital processor 1 d1 1.0000
Clock drift rate of digital processor 2 d2 1.0001
Clock drift rate of digital processor 3 d3 0.9999
Figure 18 shows the same scenario described in test 2, but with the magnified clock drifts detailed
in Table 3. Compared to Figure 16, it is evident that clock drifts introduce a noticeable error in
power sharing.
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Figure 18. Test 2b, active powers and frequencies, islanded µG with control DSPs desynchronized due
to clock drifts.
Figure 19 repeats the experiment but deactivating all the secondary controllers and driving the µG
with only the dr op-based primary controllers. Obviously, without secondary control, th frequ ncies
of the inverters d reach the nomi al frequency (60 Hz). What i s ev n mor inter sting is to note
that the error in power sharing is the same that in previous test. T erefore, the clock drift impacts
seriously in the droop-based primary control and the effect is nearly negligible in consensus-based
secondary control.
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7. Conclusions
This work has comprehensively described a testbed that emulates a distributed generation
network based on three-phase power inverters. A detailed explanation about the hardware
implementation has been provided. The control platform, the software basics and the communication
requirements have also been described in detail. The main objective of the setup is to obtain
experimental results which can confirm the validity of different control proposals. The testbed presents
high flexibility because it can be configured to emulate different distributed power-network scenarios.
In this work two scenarios have been considered, an islanded network and a grid connected network.
For each scenario one state-of-the-art controller has been presented. A complete experimental section
has demonstrated the interesting and flexible behavior of the described testbed.
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